

### REMARKS

Claims 1-7 remain pending in the application.

#### Claims 1-7 over Weng

In the Office Action, claims 1-7 were rejected under 35 USC 102(b) as allegedly being anticipated by U.S. Pat. No. 5,659,698 to Weng et al. ("Weng"). The Applicants respectfully traverse the rejection.

Claims 1 and 2 recite a single coder/decoder having a digital/analog conversion channel time division multiplexed among, and an analog/digital conversion channel **CONCURRENTLY coupled to**, a **plurality of processors**. Claims 3-7 recite time division multiplexing a first plurality of processors to a digital signal input of a single coder/decoder, and an analog-to-digital converted signal **CONCURRENTLY accessible** to **all** of the first plurality of processors.

The Examiner cites Fig. 2 of Weng for disclosing a plurality of processors 58, 62, 64, connected to a single CODEC 56 (coder/decoder) (col. 5, lines 45-50). The Examiner additionally cites a passage 6 columns later allegedly showing the use of a time division multiplex frame. (Office Action at 4)

Weng's CODEC is adapted to merely convert in an A/D direction an analog signal into a digital data stream (col. 8, line 63 to col. 9, line 5), and to merely convert in the D/A direction a digital signal to an analog audio signal (col. 10, lines 38-39). As shown in Fig. 2, Weng teaches placement of the digital samples from an A/D input 78 onto the data bus 50, and to receive digital samples from the data bus 50, convert the same to an analog signal output to a speaker. The CPU 58, 2<sup>nd</sup> co-processor 62 and 3<sup>rd</sup> co-processor all presumably have access to the data bus 50 as shown in Fig. 2.

According to the present invention, as shown in Fig. 1 and as described, e.g., at page 3, lines 4-9, different digital-to-analog conversion channels are assigned to different processors for D/A conversion, while ALL processors operate on the SAME A/D data for A/D conversion. This is worded in claims 1 and 2 as a single coder/decoder having a digital/analog conversion channel time division multiplexed among, and an analog/digital conversion

channel **CONCURRENTLY coupled to**, a **plurality of processors**. Claims 3-7 recite time division multiplexing a first **plurality of processors** to a digital signal input of a **single coder/decoder**, and an analog-to-digital converted signal **CONCURRENTLY accessible to all** of the first **plurality of processors**.

Weng merely shows a plurality of processors 58, 62, 64 each apparently having access to a common data bus 50 through which each may communicate with a single codec 56. Weng discloses only scenarios where ONE processor at a time communicates with the codec 56. The Examiner disagrees with this assessment, citing Fig. 2 as support for showing that a plurality of processors are **connected** to a single codec. (Office Action at 4). Certainly, the Examiner can appreciate that multiple devices may utilize a common data bus, yet not necessarily communicate CONCURRENTLY with any other device on the data bus. In fact, most often, only one device communicates with only one other device, even over a common data bus.


That having been said, even if the Examiner's assumption is proper (even in spite of the fact that Weng does not disclose ANYWHERE that ALL THREE processors 56, 62, 64 communicate CONCURRENTLY with the CODEC 56, as claimed by claims 1-7), it could only be assumed that the three processors 58, 62 and 64 would communicate over the data bus 50 in both directions with the CODEC 56 in a **time division multiplexed (TDM) manner**. Claims 1-7 of the present invention recite TDM communications ONLY in the D/A direction. Claims 1-7 all specifically require CONCURRENT communications in the opposite, A/D direction. Weng, in its silence on the subject, cannot reasonably be read to interject such a CONCURRENT A/D operations as claimed in claims 1-7.

For at least all the above reasons, claims 1-7 are patentable over the prior art of record. It is therefore respectfully requested that the rejections be withdrawn.

**Conclusion**

All objections and rejections having been addressed, it is respectfully submitted that the subject application is in condition for allowance and a Notice to that effect is earnestly solicited.

Respectfully submitted,



William H. Bollman  
Reg. No. 36,457

**MANELLI DENISON & SELTER PLLC**

2000 M Street, NW 7<sup>th</sup> Floor  
Washington, DC 20036-3307  
TEL. (202) 261-1020  
FAX. (202) 887-0336